Development process for dependable high-performance controllers using Petri nets and FPGA technology
Dependable Control of Discrete Systems, Volume # 1 | Part# 1
Wagner, Florian; Münch, Philipp; Liu, Steven; Frey, Georg
Digital Object Identifier (DOI)
Petri nets,dependability,FPGA,development process
A formal development process for logic controllers using Signal Interpreted Petri Nets and FPGA technology is presented. The development process covers all steps from design to implementation and is supported by the SIPN-Editor toolbox, a graphical editor that allows design, analysis and implementation of SIPN algorithms. As a new feature to increase dependability of logic controllers the SIPN-Editor toolbox supports export to VHDL language which allows implementation of SIPN algorithms on FPGA hardware. The implementation on FPGA is not only much faster than on an ordinary PLC hardware but also more dependable in several aspects. An algorithm to calculate a guaranteed response time is also given.
 Boehm, B (1979). Guidelines for Verifying and Validating Software Requirements and Design Specifications. Euro IFIP 79, North-Holland Publishing Company, IFIP.  Frey, G. (2002). Design and formal Analysis of Petri Net based Logic Control Algorithms - Entwurf und formale Analyse Petrinetz-basierter Steuerungsalgorithmen. Shaker Verlag, Aachen, Germany.  Frey, G., F. Wagner (2006). A Toolbox for the Development of Logic Controllers using Petri Nets. In: Proceedings of the 8th International Workshop on Discrete Event Systems (WODES 2006), pp. 473-474.  Krzysztof, K. (2006). FPGA-based PLC-like Controller. Proceedings of the 12th IEEE International Conference on Methods and Models in Automation and Robotics (MMAR 2006), Miedzyzdroje (Poland), pp. 441-444.  Avizienis, A., J-C. Laprie, B. Randell, C. Landwehr (2004). Basic Concepts and Taxonomy of Dependable and Secure Computing. IEEE Transactions on Dependable And Secure Computing Vol. 1, No. 1, 2004, pp. 11-33.  Peng, S. S., M. C. Zhou (2004). Ladder diagram and Petri-net-based discrete-event control design methods. IEEE Trans. on SMC, Part C, Volume 34, Issue 4, Nov. 2004, pp. 523-531.